Simply increasing the flash write frequency (for example upon each value change) is not viable because of eventual damage to flash memory components. Additionally, the latency of flash writes is significant; such writes may not complete if power is lost.
Replacing all flash memory in a controller with SRAM is cost prohibitive; however, a memory caching scheme using SRAM was developed. See the section “SRAM based solution”.